JUN 0 7 2004 June Pate

'IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Tre Patent Application of

NEVILL et al.

Atty. Ref.: 550-192

Serial No. 09/731,060

TC/A.U.: 2122

Filed: December 7, 2000

Examiner: Nguyen, A.

For: SCHEDULING CONTROL WITHIN A SYSTEM HAVING MIXED HARDWARE AND SOFTWARE BASED INSTRUCTION EXECUTION

* * * * * * * * * *

June 7, 2004

RECEIVED

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

JUN 1 0 2004

Technology Center 2100

Sir:

INFORMATION DISCLOSURE STATEMENT

As suggested by 37 C.F.R. 1.97, the undersigned attorney brings to the attention of the Patent and Trademark Office the references listed on the attached form PTO-1449, a copy of each of which is enclosed. This is not to be construed as a representation that a search has been made or that no better prior art exists, or that a reference is relevant merely because cited.

The Examiner is requested to initial the attached form PTO-1449 and to return a copy of the initialed document to the undersigned as an indication that the attached references have been considered and made of record.

The requisite fee of \$180.00 to is included.

06/09/2004 MAHMED1 00000087 09731060

Respectfully submitted,

01 FC:1806

180.00 OP

NIXON & VANDERHYE P.C.

Bv:

John R. Lastova Reg. No. 33,149

JRL:at

1100 North Glebe Road, 8th Floor

Arlington, VA 22201-4714 Telephone: (703) 816-4000

Facsimile: (703) 816-4100

BEST AVAILABLE COPY

INFORMATION DISCLOSURE	ATTY. DOCKET NO.	SERIAL NO.	
SIPE CITATION	550-192	09/731,060	
/ <u>(3)</u>	APPLICANT		
(Use several sheets if necessary)	NEVILL et al.		
(Use several sheets if necessary)	FILING DATE	TC/A.U.	
Change of C	December 7, 2000	2122	

U.S. PATENT DOCUMENTS *EXAMINER FILING DATE INITIAL **DOCUMENT NUMBER** DATE NAME **CLASS** SUBCLASS IF APPROPRIATE RECEIVE IUN 1 0 2004 Technology Center 2100 FOREIGN PATENT DOCUMENTS TRANSLATION **DOCUMENT** DATE COUNTRY CLASS **SUBCLASS** YES NO OTHER DOCUMENTS (including Author, Title, Date, Pertinent pages, etc.) IBM Technical Disclosure Bulletin, March 1988, pp 308-309, "System/370 Emulator Assist Processor For a Reduced Instruction Set Computer". IBM Technical Disclosure Bulletin, July 1986, pp 548-549, "Full Function Series/1 Instruction Set Emulator". IBM Technical Disclosure Bulletin, March 1994, pp 605-606, "Real-Time CISC Architecture HW Emulator On A RISC Processor". IBM Technical Disclosure Bulletin, March 1998, p272, "Performance Improvement Using An EMULATION Control IBM Technical Disclosure Bulletin, January 1995, pp537-540, "Fast Instruction Decode For Code Emulation on Reduced Instruction Set Computer/Cycles Systems". IBM Technical Disclosure Bulletin, February 1993, pp231-234, "High Performance Dual Architecture Processor". *Examiner

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application. BEST AVAILABLE COPYORM PTO-FB-A820 (Also PTO-1449)

Date Considered

INFORMATION DISCLOSURE	ATTY. DOCKET NO.	SERIAL NO.
CATION	550-192	09/731,060
JUN 0 7 2004 ()	APPLICANT	
JUN 0 7 2004 (L)	NEVILL et al.	
(Use see Sal sheets if necessary)	FILING DATE	TC/A.U.
	December 7, 2000	2122
l Prefetch".		The second of th
IBM Technical Disclosure	Bulletin, August 1989, pp40-43, "Sys	stem/370 I/O Channel Program Channel Command Word
Prefetch".		
IBM Technical Disclosure	Bulletin, June 1985, pp305-306, "Ful	ly Microcode-Controlled Emulation Architecture"
IBM Technical Disclosure IBM Technical Disclosure	Bulletin, June 1985, pp305-306, "Ful Bulletin, March 1972, pp3074-3076,	ly Microcode-Controlled Emulation Architecture". "Op Code and Status Handling For Emulation".
IBM Technical Disclosure IBM Technical Disclosure IBM Technical Disclosure	Bulletin, June 1985, pp305-306, "Ful Bulletin, March 1972, pp3074-3076, Bulletin, August 1982, pp954-956, "C	ly Microcode-Controlled Emulation Architecture". "Op Code and Status Handling For Emulation". On-Chip Microcoding of a Microprocessor With Most
IBM Technical Disclosure IBM Technical Disclosure IBM Technical Disclosure Frequently Used Instructio	Bulletin, June 1985, pp305-306, "Ful Bulletin, March 1972, pp3074-3076, Bulletin, August 1982, pp954-956, "Cons of Large System and Primitives Su	ly Microcode-Controlled Emulation Architecture". "Op Code and Status Handling For Emulation". On-Chip Microcoding of a Microprocessor With Most itable for Coding Remaining Instructions".
IBM Technical Disclosure IBM Technical Disclosure IBM Technical Disclosure Frequently Used Instructio IBM Technical Disclosure	Bulletin, June 1985, pp305-306, "Ful Bulletin, March 1972, pp3074-3076, Bulletin, August 1982, pp954-956, "C ns of Large System and Primitives Su Bulletin, April 1983, pp5576-5577, "S	ly Microcode-Controlled Emulation Architecture". "Op Code and Status Handling For Emulation". Dn-Chip Microcoding of a Microprocessor With Most itable for Coding Remaining Instructions". Emulation Instruction".
IBM Technical Disclosure IBM Technical Disclosure IBM Technical Disclosure Frequently Used Instructio IBM Technical Disclosure Excerpts from the book AF	Bulletin, June 1985, pp305-306, "Ful Bulletin, March 1972, pp3074-3076, Bulletin, August 1982, pp954-956, "C ns of Large System and Primitives Su Bulletin, April 1983, pp5576-5577, "RM System Architecture by S. Furber.	ly Microcode-Controlled Emulation Architecture". "Op Code and Status Handling For Emulation". Dn-Chip Microcoding of a Microprocessor With Most itable for Coding Remaining Instructions". Emulation Instruction".
IBM Technical Disclosure IBM Technical Disclosure IBM Technical Disclosure IBM Technical Disclosure Frequently Used Instructio IBM Technical Disclosure Excerpts from the book AF Excerpts from the book Co	Bulletin, June 1985, pp305-306, "Ful Bulletin, March 1972, pp3074-3076, Bulletin, August 1982, pp954-956, "C ns of Large System and Primitives Su Bulletin, April 1983, pp5576-5577, "RM System Architecture by S. Furber. Imputer Architecture: A Quantitative A	ly Microcode-Controlled Emulation Architecture". "Op Code and Status Handling For Emulation". Dn-Chip Microcoding of a Microprocessor With Most itable for Coding Remaining Instructions". Emulation Instruction".

RECEIVED

JUN 1 0 2004

Technology Center 2100

	l e e e e e e e e e e e e e e e e e e e	1
*Examiner		
Diaminici		Date Considered